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Abstract
We describe an on-chip test generation scheme for synchronous
sequential circuits that allows at-speed testing of such circuits.
The proposed scheme is based on loading of (short) input
sequences into an on-chip memory, and expansion of these
sequences on-chip into test sequences. Complete coverage of
modeled faults is achieved by basing the selection of the loaded
sequences on a deterministic test sequence T0, and ensuring that
every fault detected by T0 is detected by the expanded version of
at least one loaded sequence. Experimental results presented for
benchmark circuits show that the length of the sequence that
needs to be stored at any time is on the average 10% of the
length of T0, and that the total length of all the loaded sequences
is on the average 46% of the length of T0.
1. Introduction
On-chip generation of test sequences for synchronous sequential
circuits allows at-speed test application under the normal opera-
tion conditions of the circuit. Under such a test application
scheme, test sequences are applied to the primary inputs of the
circuit at-speed. The ﬂip-ﬂops are driven by the combinational
logic of the circuit and clocked at-speed in the same way as dur-
ing the normal operation of the circuit. At-speed testing is
important in detecting defects that affect the timing behavior of a
circuit [1], [2]. As the accuracy of automatic test equipment
(ATE) falls behind clock speeds of VLSI chips, on-chip genera-
tion and application of at-speed tests becomes an important alter-
native to ATE-based test application.
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+ Research supported in part by NSF Grant No. MIP-9725053, and in
part by SRC Grant No. 98-TJ-645.
On-chip generation of test sequences for synchronous
sequential circuits without modifying the circuit ﬂip-ﬂops was
considered in [3] and [4]. In [3], test sequences produced by an
LFSR were modiﬁed by holding certain input vectors (i.e., by
applying them repeatedly) for several time units. This was
shown to improve the coverage of stuck-at faults achieved by the
resulting test sequence compared to the test sequence produced
by an LFSR without the hold option. In [4], special hardware
was designed to generate test sequences that achieve high cover-
age of stuck-at faults. Both techniques rely solely on on-chip
generation of test sequences. However, in both techniques, it is
not guaranteed that all the detectable stuck-at faults would be
detected.
To achieve the goal of detecting every detectable fault, it
is possible to load a test sequence that was generated off-chip
(i.e., load a test sequence that was generated by a test generation
procedure) into an on-chip memory, and then apply it to the cir-
cuit at-speed. This approach guarantees that every stuck-at fault
detectable by an off-chip test generation procedure would be
detected by the on-chip sequence. However, the resulting storage
requirements may be unacceptably high, and the time to load the
test sequence into the on-chip memory may also be high. Parti-
tioning of the test sequence into subsequences and loading each
subsequence separately may reduce the on-chip memory require-
ments; however, the total loading time of the subsequences
remains the same as the loading time of the unpartitioned
sequence.  In addition, the length of each subsequence may be
high, either because of the requirement that the subsequences
would together yield the same fault coverage as the unpartitioned
sequence, or because of the desirability of using fewer load
cycles. Thus, again, we may have large on-chip storage require-
ments.  Other methods to generate test sequences on-chip use
encoding of a sequence to reduce memory requirements [5].
However, decoding the sequence typically precludes at-speed
test application. Furthermore, encoding can be used to reduce the
memory requirements of the scheme proposed here if the
requirement for at-speed testing can be relaxed.
In this work, we propose an on-chip test generation
scheme that combines the advantages of approaches such as [3]
and [4] with the advantages of storing test sequences on-chip.
_
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Under the proposed approach, short input sequences are loaded
and stored in an on-chip memory. Each input sequence is then
expanded on-chip into a test sequence. Together, the expanded
test sequences achieve the same fault coverage achieved by a
given test sequence that was generated off-chip.  Next, we
describe the proposed scheme and its relationship to existing
approaches in more detail.
It was observed in [6] that the fault coverage achieved by
an LFSR applying test patterns to a combinational circuit can be
increased by allowing the LFSR to apply a set of test patterns S,
followed by the set S consisting of the complemented pattern of
every pattern s Î S. For synchronous sequential circuits, it was
observed in [3] that by holding certain input vectors for several
time units, it is possible to increase the fault coverage achieved
by a test sequence produced by an LFSR. In [4], the test
sequences produced by a built-in test-pattern generator were
repeated, complemented and reversed to increase their fault cov-
erage.  The techniques of [3], [4] and [6] have in common the
use of simple manipulations of a test set or test sequence S in
order to obtain an expanded test set or test sequence Sexp with
increased fault coverage compared to S. Related approaches
based on the manipulation of individual test vectors are
described in [7], [8], [9] and [10]. In the arithmetic BIST
approach of [7], an adder available as part of the circuit may be
used for generating a new test pattern by adding a constant value
to the test pattern currently applied to the circuit. The resulting
set of patterns is comparable to that of a random pattern genera-
tor such as an LFSR. In [8], the next test vector to be applied to
the circuit is obtained from the test vector currently applied to
the circuit by complementing certain bits in the currently applied
vector. Single bits are complemented in the implementation
described in [8]. Additional functions mentioned in [8] are com-
plementation of multiple bits or of complete test vectors, shifting
and rotation of test vectors. The implementation of [8] stores the
description of the function to be applied to each test vector in a
memory on-chip. Each memory word stores the description of
one function that needs to be applied to one test vector in order
to obtain the next one. The number of functions that need to be
stored in [8] is one less than the number of vectors applied to the
circuit. Only combinational circuits were considered in [8], since
only for such circuits, the test sets can be reorganized such that
consecutive test vectors are obtained from each other by simple
functions that can be stored on-chip. Complete fault coverage is
obtained by reorganizing a complete test set for the circuit. In
[9] and [10], a built-in self-test method for scan designs was pro-
posed.  The method of [9] and [10] uses a set of vectors called
centers applied to the circuit through the scan chain. Additional
vectors are derived from the centers by randomly complement-
ing bits of the centers. Since tests are applied through the scan
chain, they may not be applicable at-speed unless the scan chain
is optimized to operate at the system clock speed.
In this work, we deﬁne a set of functions that can be
applied to test sequences of a synchronous sequential circuit in
order to obtain longer sequences with higher fault coverages.
The functions we use are similar to the ones of [3], [4], [6], [7]
and [8], and include operations such as repetition of the test
sequence, complementation of the complete sequence, reversal
of the complete sequence, and so on. As part of our study, we
propose a procedure for deriving a set of sequences S to which
these functions are applied. We deﬁne a set Sexp that includes the
sequences of S after the selected functions are applied to them.
For every sequence S ÎS ,S exp contains the expanded version
Sexp of S obtained after applying the proposed functions to S.
Each sequence in Sexp is applied assuming that the circuit starts
from an unknown state. Thus, the sequences in Sexp are indepen-
dent of each other.
An important feature of the set S computed here is that
the fault coverage achieved by the sequences in Sexp is the same
or higher than the fault coverage that can be achieved by an off-
chip test sequence. To guarantee this property, the set S is
derived based on a test sequence T0 that was generated off-chip
and achieves the desired fault coverage. In our implementation,
S consists of selected subsequences of T0. Since Sexp, and not S,
is applied to the circuit in order to test it, the total length of all
the sequences included in S may be lower than the length of T0.
The difference in length between T0 and S may sometimes be
signiﬁcant.  This situation is illustrated by Figure 1. In the ﬁgure,
three sequences, S1, S2 and S3, are derived from a test sequence
T0. An expanded version of Si, Si,ext is applied to the circuit for
i = 1, 2, 3. In this case, the total length of S1, S2 and S3 is smaller
than the length of T0. This reduction in length is possible
because of the use of expanded sequences during test applica-
tion.  Another important consequence of the use of expanded
sequences is that the maximum length of any sequence in S can
be kept relatively low. This helps reduce the on-chip memory
needed to store a subsequence.
S1 S2 S3
T0
Figure 1: Sequences under the proposed scheme
The following test application scheme is implied by the
discussion above. Each sequence in S is loaded into an on-chip
memory at the tester speed. After each sequence S ÎSis
loaded, its expanded sequence Sexp is produced on-chip and
applied to the circuit at-speed. In this scheme, the size of the
memory need only be large enough to hold the longest sequence
contained in S. There is no need to hold the circuit state during
the loading of a sequence, since the sequences are computed
under the assumption that the circuit state is unknown before the
application of each expanded sequence. The memory used for
storing the loaded sequences may be a memory that already
exists on the chip, or a memory added for test application.
Compared to the methods of [6], [7], [8], [9] and [10] that
are aimed at combinational circuits, the proposed method targets
synchronous sequential circuits. Compared to the methods of [3]
and [4], the proposed method guarantees the coverage of all the
faults detected by an off-chip test sequence T0. Compared to
loading of the test sequence T0 and then applying it at-speed, the
proposed method loads only some of the vectors included in T0.--  --
In addition, at any given time, the proposed method needs only a
relatively small number of vectors out of T0. Consequently, the
proposed method results in reduced loading time, and reduced
memory requirements. Another advantage of the proposed test
generation scheme is that it applies at-speed a number of test
vectors that is larger than the number of vectors in T0. Conse-
quently, it potentially achieves better coverage of defects that
affect circuit delays. Compared to schemes that partition the test
sequence T0 and load each subsequence separately, the proposed
procedure has the following advantages. (1) The total length of
the sequences loaded by the proposed method is shorter than T0,
whereas partitioning includes every test vector of T0 in at least
one loaded subsequence. (2) The maximum subsequence length
when partitioning is used may be high due to the need to achieve
the same fault coverage as T0. Compared to methods that use
encoding of off-chip test sequences, the proposed method allows
at-speed testing of the circuit.
The proposed test application scheme is general purpose,
and can be matched to any circuit. It is only necessary to adjust
the size of the memory to the length of the longest sequence in S
and to the number of circuit primary inputs. The structure of the
hardware required to manipulate the test sequences is indepen-
dent of the circuit.
The proposed method deals with the application of test
sequences. As for the output response of the circuit-under-test, it
is possible to use output response compression, and compare the
compressed response of the circuit with a precomputed signature
of the fault free circuit. Care must be taken to synchronize the
circuit before the application of every test sequence to avoid
unknown values during the computation of the signature.
The paper is organized as follows. In Section 2 we deﬁne
sequence manipulations that can be easily implemented in hard-
ware or software, and can potentially increase the fault coverage
achieved by a given sequence. In Section 3 we describe a proce-
dure for selecting a set of sequences S based on a given test
sequence T0. With the manipulations deﬁned in Section 2, Sexp
achieves the same fault coverage as T0. In Section 4 we present
experimental results and compare the size of S with the length of
T0. Section 5 concludes the paper.
2. Sequence manipulations
In this section, we introduce several operations that allow us to
obtain an expanded sequence Sexp from a given sequence S.W e
also discuss their hardware implementation. We assume that S is
stored in an on-chip memory, and that Sexp is applied to the cir-
cuit by using a counter (the memory address counter) that goes
through the memory addresses in consecutive order. Additional
hardware is needed depending on the required operation.
Repetition: The expanded sequence S
n is obtained from S by
repeating n times the sequence S. For example, for the sequence
S = (000, 111), we obtain S
2 = (000, 111, 000, 111), S
3 = (000,
111, 000, 111, 000, 111), and so on. Repetition can be imple-
mented by adding a counter which is incremented by one every
time the memory address counter reaches zero after going
through all the memory addresses.
Complementation: The sequence S is obtained from S by com-
plementing every vector included in S. For example, for the
sequence S = (000, 111), we obtain S = (111, 000). Complemen-
tation can be implemented by adding inverters on the memory
outputs, and using multiplexers to select between the comple-
mented and uncomplemented outputs.
Shifting: The sequence S << 1 is obtained from S by shifting
every vector of S to the left by one position. Circular shift is
used to prevent the rightmost bits from becoming all-0 or all-1.
For example, for the sequence S = (001, 101), we obtain
S << 1 = (010, 011).  Shifting can be implemented by adding a
multiplexer on every memory output. The multiplexer on output
i is driven from output i (for non-shifted vectors) and from out-
put (i + 1) mod m (for shifted vectors). Here, we assume that
i = 0 corresponds to the most-signiﬁcant output, and that the
word size of the memory is m.
Reversal: The sequence rS is obtained from S by reversing the
order of the vectors in S. For example, for the sequence S =
(000, 001, 111), we obtain rS = (111, 001, 000). Reversal can be
implemented by using an up/down counter in the down mode as
the memory address counter to go through the memory
addresses.
The expanded test sequence: We combine all the operations
above to obtain from S an expanded test sequence Sexp as fol-
lows. We repeat n times the sequence S to obtain S¢ exp = S
n.W e
complement S¢ exp to obtain S¢¢ exp = S
n × Sn (here, × stands for con-
catenation).  We then repeat this sequence, this time shifting it, to
obtain S¢¢¢ exp = S¢¢ exp × S¢¢ exp < <  1. Finally, we reverse S¢¢¢ exp to obtain
Sexp = S¢¢¢ exp × rS¢¢¢ exp. For example, starting from the sequence S
shown in Table 1 and using n = 2, we obtain S¢ exp, S¢¢ exp, S¢¢¢ exp and
ﬁnally Sexp as shown in Table 1. A simple ﬁnite-state machine
can be used to control the application of Sexp.
Table 1: An example of Sexp
S 000 110
S¢ exp 000 110 000 110
S¢¢ exp 000 110 000 110 111 001 111 001
S¢¢¢ exp 000 110 000 110 111 001 111 001
000 101 000 101 111 010 111 010
Sexp 000 110 000 110 111 001 111 001
000 101 000 101 111 010 111 010
010 111 010 111 101 000 101 000
001 111 001 111 110 000 110 000
3. Sequence selection
The selection of the set of sequences S to be expanded on-chip is
based on a given test sequence T0 that achieves the target fault
coverage for the circuit. Our goal is to construct S such that the
set of expanded sequences Sexp derived from the sequences in S
would achieve the same fault coverage as T0. In this section, we
describe the selection of S. We ﬁrst describe the basic procedure
in Subsection 3.1. We then describe a postprocessing procedure
to reduce the size of S in Subsection 3.2.--  --
3.1 The basic procedure
Initially, we set S=f. Subsequences for yet-undetected faults
are extracted from T0 and added to S, until the set of expanded
sequences Sexp detects all the faults detected by T0. A subse-
quence S added to S to detect a target fault f is not required to
detect f, but rather, the expanded sequence Sexp obtained from S
is required to detect f. The sequence S is selected such that it is
as short as possible, yet satisﬁes this condition.
The overall structure of the procedure for constructing S
is given as Procedure 1 below and described next. The given test
sequence T0 is ﬁrst simulated. The set of faults detected by T0 is
denoted by F. For every fault f Î F, the ﬁrst time unit where
f is detected is denoted by udet(f). The set Ftarg contains all the
faults in F which are not yet detected by the expanded versions
of the sequences in S. Initially, S=f, and Ftarg = F. In each iter-
ation of Procedure 1, a fault f Î Ftarg is considered. A
sequence S is constructed based on f by calling Procedure 2
(described below). Procedure 2 constructs S such that its
expanded version Sexp detects f. The sequence S is added to S.
Thus, in each iteration of Procedure 1, at least one additional
fault is detected, and the procedure is guaranteed to terminate
with a set of sequences S such that Sexp detects every fault in F.
The fault f selected for the construction of the next test
sequence S is the one with the highest detection time udet(f)o f
all the faults in Ftarg. The reason for this choice is that faults
with higher detection times tend to be more difﬁcult to detect,
and test sequences that detect them tend to be longer, and tend to
detect a larger number of additional faults.
Procedure 1: The overall sequence selection procedure
(1) Simulate T0 to ﬁnd the set of detected faults F. For every
f Î F, store in udet(f) the ﬁrst time unit where f is
detected. Set Ftarg = F. Set S=f.
(2) Let udet,max = max {udet(f): f ÎFtarg}. Select a fault
f Î Ftarg such that udet(f) = udet,max.
(3)  Call Procedure 2 below to construct a sequence S based
on f. Add S to S.
(4)  Simulate the faults in Ftarg under the expanded version
Sexp of S. Drop from Ftarg every fault which is detected by
Sexp.
(5) If Ftarg ¹ f, go to Step 2.
Next, we describe Procedure 2 that constructs a sequence
S for a given fault f. The procedure is given below. The proce-
dure is demonstrated by considering ISCAS-89 benchmark cir-
cuit s27 under the test sequence shown in Table 2, and using
n = 1 repetitions to obtain expanded test sequences. In Table 2,
we show for every time unit u the vector T0[u] at time unit u of
T0, and the faults detected at time unit u (the faults with
udet(f) = u).  We consider the fault f10 with udet(f10) = 9. This is
the highest detection time of any fault, making f10 the ﬁrst fault
selected by Procedure 1.
We use the following notation. The subsequence of T0
that starts at time unit u1 and ends at time unit u2 is denoted by
T0[u1,u2]. A subsequence T0[u1,u2] is said to detect a fault f if
Table 2: A test sequence for s27
uT 0 [ u ] detected faults
0 0111
1 1001 f1 f2 f6 f8 f11 f17 f23 f29 f31
2 0111 f14 f19 f25 f26
3 1001
4 0100 f18
5 1011 f0 f5 f7 f9 f13 f15 f16 f20 f22 f24 f30
6 1001 f3 f28
7 0000
8 0000 f4 f21 f27
9 1011 f10 f12
f is detected by T0[u1,u2] assuming that both the fault free and
the faulty circuits are in the all-unspeciﬁed states before the sub-
sequence is applied.
The goal of Procedure 2 is to ﬁnd the shortest possible
sequence T¢ such that T¢ exp detects f. Since T0 detects f, T¢ can
be derived from T0. We derive T¢ from T0 as follows. Procedure
2 ﬁrst ﬁnds a time unit ustart and a subsequence
T¢=T 0[ u start,udet(f)] of T0 such that T¢ exp detects f. For this
purpose, we start with ustart = udet(f), and reduce ustart until f is
detected by T¢ exp. It is always possible to ﬁnd T¢. In the worst
case, T¢=T 0[0,udet(f)] will detect f when ustart = 0. The
expanded sequence T¢ exp will also detect f in this case. For the
fault f10 of s27, we consider the sequences T¢=T 0[9, 9] =
(1011) corresponding to ustart = 9, T¢=T 0[8, 9] = (0000, 1011)
corresponding to ustart = 8, T¢=T 0[7, 9] = (0000, 0000, 1011)
corresponding to ustart = 7, and so on. For every sequence T¢,
we compute T¢ exp and simulate it. For illustration, the sequence
T¢ exp obtained for ustart = 9 is (1011, 0100, 0111, 1000, 1000,
0111, 0100, 1011).  The ﬁrst value of ustart for which T¢ exp detects
f10 is ustart = 6 with T¢=T 0[6, 9] = (1001, 0000, 0000, 1011).
Once T¢ is found, we further reduce its length by omitting
test vectors from it. The test vector at time unit u of T¢, denoted
by T¢[u], can be omitted if, after the omission, T¢ exp still detects
f. Procedure 2 considers all the test vectors of T¢ in a random
order. If T¢ exp after the omission of T¢[u] from T¢ detects f, the
omission is accepted, and T¢ is redeﬁned to be the sequence
without the omitted vector. Following this, all the time units
along the sequence are considered again. Otherwise, if T¢[u] can-
not be omitted, T¢[u] is restored into T¢. The procedure termi-
nates when all the time units have been considered without being
able to omit any additional vector. For illustration, we compact
T¢=(1001, 0000, 0000, 1011) obtained for f10 by omitting test
vectors in a random order. The test vectors of T¢ are numbered 0,
1, 2 and 3 from left to right. Omitting the test vector at time unit
2o fT ¢ , we obtain T¢=(1001, 0000, 1011). The sequence T¢ exp
corresponding to T¢ detects f10, and the omission is accepted.
We renumber the test vectors of T¢ by 0, 1 and 2. Omitting the
test vector at time unit 1 of T¢, we obtain T¢=(1001, 1011). The
sequence T¢ exp corresponding to this sequence does not detect f10,
and we restore the omitted vector to obtain T¢=(1001, 0000,
1011).  Omitting the test vector at time unit 2 of T¢, we obtain
T¢= (1001, 0000). The sequence T¢ exp corresponding to this--  --
sequence detects f10, and the omission is accepted. We renumber
the test vectors of T¢=(1001, 0000) by 0 and 1. Omitting the
test vector at time unit 1 of T¢, we obtain T¢= (1001). The
sequence T¢ exp does not detect f10, and we restore the omitted
vector to obtain T¢=(1001, 0000). Omitting the test vector at
time unit 0 of T¢, we obtain T¢=(0000). The sequence T¢ exp does
not detect f10, and we restore the omitted vector to obtain T¢=
(1001, 0000). We have now considered both test vectors of T¢
and no additional omissions were possible. Therefore, the proce-
dure terminates with T¢=(1001, 0000). Procedure 2 is given
next.
Procedure 2: Finding the sequence T¢ for a fault f
(1) Set ustart = udet(f).
(2) Set T¢=T 0[ u start,udet(f)]. Simulate f under T¢ exp.
(3) If f is not detected, set ustart = ustart - 1 and go to Step 2.
(4) Set U = {0, 1,...,L-1}, where L is the length of T¢.
(5) If U = f, stop: T¢ is the required sequence.
(6)  Randomly select a time unit u Î U. Remove u from U.
(7) Omit T¢[u] from T¢. Simulate f under T¢ exp.
(8) If f is not detected, restore T¢[u], and go to Step 5.
(9)  Go to Step 4.
After the generation of T¢ for f10 as above, the application
of Procedure 1 to s27 continues as follows. Simulating the
sequence T¢ exp for T¢=(1001, 0000) found above, we ﬁnd that 26
faults of the 32 faults of s27 are detected. The remaining unde-
tected faults are f13, f14, f18, f19, f25 and f26. From Table 2, the
undetected fault with the highest detection time by T0 is f13,
with udet(f13) = 5.  The next sequence is selected based on f13.
We ﬁnd that T¢=T 0[3, 5] = (1001, 0100, 1011) has the highest
value of ustart for which T¢ exp detects f13. After omission of test
vectors, we obtain T¢=(1001). Simulating the  sequence T¢ exp for
T¢=(1001), we ﬁnd that one additional fault, f13, is detected.
The next sequence is computed based on f18, and it detects the
remaining ﬁve faults.
3.2 Postprocessing
In this subsection, we consider the possibility of reducing the
number of sequences in the set S constructed by Procedure 1.
The sequences in S are simulated when they are ﬁrst gen-
erated, and the faults they detect are dropped from the set of tar-
get faults. As with other test generation procedures, it is possible
that all the faults detected by the expanded version of a sequence
Si would be detected by the expanded versions of sequences
Si+1, Si+2, ..., added to S after Si was already added. In this
case, Si can be eliminated from S.
We identify sequences Si that can be eliminated from S
by simulating the sequences in several different orders. In each
simulation pass, we start from the set of all target faults, and
drop the faults detected by each expanded sequence when it is
simulated. An expanded sequence Si,ext that detects no faults
when it is simulated causes its sequence Si to be omitted from S.
The sequences are simulated in the following orders.
First, we simulate the sequences by increasing length. This helps
drop the longest sequences if any one of them becomes unneces-
sary. Second, we simulate the sequences by decreasing length.
Since the longer sequences are expected to detect more faults, it
is likely that we can ﬁnd shorter sequences that are not neces-
sary. This simulation step will drop such sequences. Third, we
simulate the sequences in the reverse order of generation. This
helps drop sequences that become unnecessary after additional
sequences are added to S. Finally, we simulate the sequences by
decreasing number of the faults they detected during the previ-
ous simulation pass. The motivation for this step is that
sequences that detect a small number of faults are likely to be
identiﬁed as unnecessary if they are simulated at the end. We
refer to this four step process as static compaction of S.
4. Experimental results
We applied Procedure 1 followed by static compaction of the set
S to ISCAS-89 benchmark circuits. The test sequences used as
T0 in the construction of S are the ones generated by STRATE-
GATE [11] and compacted by the static compaction procedure of
[12].  In four separate experiments, we used n = 2, 4, 8 and 16
repetitions to obtain Sexp. For each circuit, we report the results
obtained using the best value of n. The best value of n is the one
that results in the smallest maximum sequence length of any
sequence in S, and the smallest total length of all the sequences
in S, at the lowest run time (in this order). The results are
reported in Table 3. After the circuit name, we show the total
number of faults, the number of faults detected by the test
sequence T0, and the length of T0. Next, we show the value of n,
and the following information for S obtained before static com-
paction. The number of sequences included in S is shown under
column |S|.  The total length of all the sequences in S is shown
under column tot len. The maximum length of any sequence in
S is shown under column max len. Under column after comp.
we show the results after using static compaction of S to drop
unnecessary sequences from S.
Table 3: Experimental results
before comp. after comp.
faults orig tot  max tot  max
circuit tot det  len n |S| len len |S| len len
s298 308 265  117  16 7 42 17 4 27  17
s344 342 329  57 8 7 19  6 5 14 6
s382 399 364  516 16  9 337  94 5 272  94
s400 421 380  611 16 6 261  100 5 259  100
s526 555 454  1006 16  12 717  122 9 637  122
s641 467 404  101 16  20 42  8 13  29 8
s820 850 814  491 4 54 534  15 45  454 15
s1196  1242 1239  238 4 110 152 2 100 137 2
s1423 1515 1414  1024 8 24 464  82 21  422 82
s1488 1486 1444  455 8 19 254  44 15  220 44
s5378 4603 3639  646 8 43 348  29 38  326 29
s35932 39094 35100  257 8 20 406  32 6 77 32
In Table 4, we show the normalized run time of Procedure
1 and of the compaction procedure. The run time is normalized
by dividing it by the time to simulate T0. Normalization helps
factor out inefﬁciencies of the implementation.--  --
Table 4: Normalized run times
circuit Proc.1 comp.
s298 30.62 64.59
s344 10.99 19.16
s382 308.27 137.66
s400 224.93 147.31
s526 328.57 93.67
s641 43.76 62.44
s820 83.03 71.49
s1196 13.27 47.14
s1423 103.10 56.45
s1488 41.16 77.17
s5378 9.46 20.74
s35932 6.71 16.08
Additional information is shown in Table 5. We include in
Table 5 the original sequence length, the number of repetitions n,
and the number of sequences in S. The total length of the
sequences in S is shown next, followed by the ratio of the total
length to the length of the original sequence T0. The maximum
length of any sequence in S is shown next, followed by the ratio
of the maximum length to the length of T0. In the last column of
Table 5, we show the total length of the sequences in Sexp. This
is the total length of all the test sequences applied to the circuit.
For n repetitions, a sequence S of length L is expanded into a
sequence of length 8nL (the sequence is repeated n times, then
duplicated three times by complementing it, shifting it, and
reversing it). Thus, if the total length of the sequences in S is L,
the total length of the sequences in Sexp is 8nL. This is the value
shown in the last column of Table 5. In the last row of Table 5,
we show the average ratios of the total and maximum lengths to
the original sequence length.
Table 5: Comparison with T0
orig seq. after  comp.
circuit len n |S| tot len max len test len
s298 117  16 4 27 0.23  17 0.15  3456
s344 57 8 5 14  0.25 6 0.11 896
s382  516 16  5 272 0.53 94 0.18 34816
s400  611 16 5 259 0.42 100 0.16 33152
s526  1006 16  9 637 0.63 122 0.12 81536
s641  101 16 13 29 0.29  8 0.08  3712
s820  491 4 45 454 0.92 15 0.03 14528
s1196  238 4 100 137 0.58 2 0.01  4384
s1423  1024  8 21 422 0.41 82 0.08 27008
s1488  455 8 15 220 0.48 44 0.10 14080
s5378  646 8 38 326 0.50 29 0.04 20864
s35932 257 8 6 77 0.30  32 0.12 4928
average 0.46 0.10
It can be seen that on the average, the proposed scheme
requires loading of less than half the number of vectors included
in T0. In addition, the length of the sequence that needs to be
stored at any given time is a tenth of the length of T0. Neverthe-
less, the fault coverage achieved is the same as the fault coverage
achieved by T0, due to the use of expanded sequences.
5. Concluding remarks
We selected a function that can be used to expand a given
sequence S into a longer sequence. The function consisted of
repetition of S, complementation of S, shifting of the vectors
included in S, and reversal of the test vectors in S. We then
described a procedure to solve the following problem. Given a
test sequence T0, ﬁnd a set of subsequences S such that the
expanded versions of the sequences in S achieve the same fault
coverage as T0, and the maximum length of any sequence in S is
as small as possible. The proposed procedure was applied to at-
speed, on-chip test generation for synchronous sequential cir-
cuits. Under the proposed scheme, the sequences in S are loaded
into a memory on-chip, expanded into test sequences on-chip,
and applied to the circuit-under-test at-speed. We presented
experimental results to support the effectiveness of such a
scheme in achieving complete fault coverage for synchronous
sequential circuits. The results showed that the total length of the
sequences in S is shorter than the given test sequence T0. This
implies a reduction in loading time compared to loading of T0.
In addition, the maximum length of any sequence in S was small
compared to T0. This implies a reduction in the memory require-
ments compared to storage of T0.
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